

A

03/26/99



jc639 U.S. PTO



<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> (Only for new nonprovisional applications under 37 CFR 1.53(b))	Attorney Docket No.: D/98779i3	Total Pages:
	First Named Inventor or Application Identifier	
	Michael A. Kneissl et al.	
	Express Mail Label No.:	FB 557 711 253 US

<b>APPLICATION ELEMENTS</b> See MPEP Chapter 600 concerning utility patent application contents.	ADDRESS TO: <b>Assistant Commissioner for Patents Box Patent Application Washington, DC 20231</b>
--	---

1. <input checked="" type="checkbox"/> Fee Transmittal Form (Submit an original, and a duplicate for fee processing)  2. <input checked="" type="checkbox"/> Specification (incl. claims) (Total Pages: 34)  3. <input checked="" type="checkbox"/> Drawing(s) (35 USC 113) (Total Sheets: 25) <input checked="" type="checkbox"/> Informal <input type="checkbox"/> Formal  4. <input checked="" type="checkbox"/> Oath or Declaration (Total Pages: 2) a. <input checked="" type="checkbox"/> Newly executed <input type="checkbox"/> Unexecuted (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed) [Note Box 5 below] <input type="checkbox"/> i. <u>DELETION OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).  5. <input type="checkbox"/> Incorporation By Reference (usable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.	6. <input type="checkbox"/> Microfiche Computer Program (Appendix)  7. Nucleotide and/or Amino Acid Sequence Submission (If applicable, all necessary) a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (Identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies  <div style="border: 1px solid black; padding: 5px;"> <b>ACCOMPANYING APPLICATION PARTS</b>          8. <input checked="" type="checkbox"/> Assignment Papers (cover sheet &amp; document(s))          9. <input type="checkbox"/> 37 CFR 3.73(b) Statement    <input checked="" type="checkbox"/> Power of Attorney              (when there is an assignee)          10. <input type="checkbox"/> English Translation Document (if applicable)          11. <input type="checkbox"/> Information Disclosure    <input type="checkbox"/> Copies of IDS              Statement (IDS)/PTO-1449      Citations          12. <input type="checkbox"/> Preliminary Amendment          13. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503)              (Should be specifically itemized)          14. <input type="checkbox"/> Small Entity    <input type="checkbox"/> Statement filed in prior application,              Statement(s)                      Status still proper and desired          15. <input type="checkbox"/> Certified Copy of Priority Document(s)              (If foreign priority is claimed)          16. <input type="checkbox"/> Other:       </div>
---	---

17. ☒ If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:  
☐ Continuation    ☐ Divisional    ☒ Continuation-in-part (CIP)    of prior application No: 09/223,112 filed 12/30/1998

18. **CORRESPONDENCE ADDRESS**  
☐ Same as prior application    ☒ Correspondence address below

NAME	John E. Beck				
ADDRESS	Xerox Corporation, Xerox Square - 20A				
CITY	Rochester	STATE	NY	ZIP CODE	14644
COUNTRY	U.S.A.	TELEPHONE	650-812-4298	FAX	716-423-5240    or    716-423-2750

Attorney Docket No. D/98779i3

19. ☐ Cancel in this application original claims: \_\_\_\_\_ of the prior application before calculating the filing fee.  
(At least one original independent claim is retained for this filing).

20. ☒ The filing fee is calculated below:

CLAIMS AS FILED, LESS ANY CLAIMS CANCELED BY ABOVE-INDICATED AMENDMENT(S)				
(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
TOTAL CLAIMS (37 CFR 1.16(c))	13 - 20 =	0	X \$ 18	= \$0.00
INDEPENDENT CLAIMS (37 CFR 1.16(b))	3 - 3 =	0	X \$ 78	= \$0.00
MULTIPLE DEPENDENT CLAIMS (IF APPLICABLE) (37 CFR 1.16(d))		ANY - - 0	\$ 260	= \$0.00
BASIC FEE (37 CFR 1.16(a))				\$760.00
TOTAL				= \$ 760.00

21. ☒ The Commissioner is hereby authorized to charge any filing or prosecution fees which may be required, under 37 CFR 1.16, 1.17, and 1.21 (but not 1.18), or to credit any overpayment, to Account No. 24-0025. An additional copy of this form is enclosed.
22. ☒ This is an authorization under 37 CFR 1.136(a)(3) to treat any concurrent or future reply, requiring a petition for extension of time, as incorporating a petition for the appropriate extension of time.
23. ☐ Amend the specification by inserting before the first line the sentence:  
--This application is a ☐ continuation ☐ continuation-in-part ☐ divisional  
of Application(s) No(s). \_\_\_\_\_, filed \_\_\_\_\_.
24. ☒ A CIP declaration is enclosed.
25. ☒ Power of Attorney
- a. ☐ The power of attorney appears in the original papers of the enclosed prior application.
- b. ☐ Enclosed is a copy of the declaration and power of attorney from the enclosed prior application.
- c. ☒ A new declaration with power of attorney is enclosed.

(Executed Attachment to Page 1)

Attorney Docket No.: **D/98779i3**

26. ☐ The following inventors named in the prior application are deleted per 37 CFR 1.53(b)(1), 1.63(d)(2) and 1.33 (b):
27. ☐ This application is adding one or more inventors under 37 CFR 1.48 to a previously executed application, with an enclosed: petition, fee, newly executed declaration from all inventors, and written consent of the assignee.
28. ☐ This application claims the priority benefit of one or more Provisional Application No(s). and the first sentence of this application has been or will be amended to so indicate.
29. ☒ Priority is claimed from 09/223,112 filed 12/30/1998  
(reinsert all previous priority claims for the entire chain of any prior applications).
30. ☐ Other paper(s) enclosed:

Respectfully submitted,

  
Juergen Krause-Polstorff

Signature per 37 CFR 1.33 &amp; 34

Date: 3/26/1999

Registration No. 41,127

Telephone No. 650-812-4298

METHOD FOR NITRIDE BASED LASER DIODE WITH  
GROWTH SUBSTRATE REMOVED

CROSS-REFERENCE TO RELATED APPLICATIONS

The present invention is a continuation-in-part of "Structure for Nitride Based  
5 Laser Diode Arrays on an Insulating Substrate" (Attorney Docket No. D/98779), Serial  
No. \_\_\_\_\_, filed 12/30/1998 and related to applications "Structure for Nitride Based  
Laser Diode with Growth Substrate Removed" (Attorney Docket No. D/98779i1) Serial  
No. \_\_\_\_\_ by Kneissl et al. and "Method for Nitride Based Laser Diode with  
Growth Substrate Removed Using an Intermediate Substrate" (Attorney Docket No.  
10 D/98779i2) Serial No. \_\_\_\_\_ by Kneissl et al., filed on the same day and assigned  
to the same assignee.

BACKGROUND OF THE INVENTION

The present invention relates generally to the field of laser diodes, and more  
particularly to architecture for short-wavelength nitride based laser diode arrays.

15 Short-wavelength nitride based laser diodes provide smaller spot size and a  
better depth of focus than red and infrared (IR) laser diodes for laser printing operations  
and other applications. Single-spot nitride laser diodes have applications in areas such  
as optical storage.

Laser diode arrays are desirable for application to high-speed laser printing.

20 Printing at high speeds and at high resolution requires laser arrays due to the

fundamental limits of polygon rotation speed, laser turn-on times and laser power.

Laser diode arrays have previously been employed using red and infrared laser diode structures. Dual-spot red lasers and quad-spot infrared lasers have been used for laser printers.

5           Laser diodes based on higher bandgap semiconductor alloys such as AlGaInN have been developed. Excellent semiconductor laser characteristics have been established in the near-UV to violet spectrum, principally by Nichia Chemical Company of Japan. See for example, A. Kuramata et al., "Room-temperature CW operation of InGaN Laser Diodes with a Vertical Conducting Structure on SiC Substrate", Japanese Journal of Applied Physics, Vol. 37, L1373 (1998), S. Nakamura et al., "CW Operation of InGaN/GaN/AlGaIn-based laser diodes grown on GaN substrates", Applied Physics Letters, Vol. 72(6), 2014 (1998) and S. Nakamura and G. Fasol, "The Blue Laser Diode- GaN based Light Emitters and Lasers", (Springer-Verlag, 1997) all of which are incorporated by reference in their entirety.

15           Extension of dual-spot lasers to shorter wavelengths enables printing at higher resolution. The architecture for short- wavelength laser diode arrays has needed to be different when nitride based laser diodes are used in arrays because mirrors need to be formed by dry etching instead of cleaving and nitride based devices are mostly grown on insulating substrates such as sapphire.

20           A group from the University of California has developed a technique for separation of GaN films from sapphire substrates using a UV-excimer laser. The University of California technique uses an ultraviolet excimer laser to decompose a thin

portion of the GaN layer at the interface with the sapphire substrate. By proper adjustment of the excimer laser flux, the interfacial GaN is decomposed into Ga and N with minimal damage. Subsequently, the GaN film is removed by gentle heating of the remaining Ga metal which has a melting point of 30° C at the film-substrate interface.

- 5 See W. S. Wong et al., "Damage-free separation of GaN thin films from sapphire substrates", Applied Physics Letters, Vol. 72, 599 (1998) which is incorporated by reference in its entirety.

#### SUMMARY OF THE INVENTION

10 Architectures using insulating substrates allow the economical construction of nitride based quad-spot diode laser and surface-emitting dual-quad-spot laser diode arrays. Currently, most advanced nitride based single laser structures are grown on insulating sapphire ( $\text{Al}_2\text{O}_3$ ) substrates. The use of insulating substrates for laser diode arrays presents a special problem in providing electrical contacts for the laser diodes. In contrast to the situation where conducting substrates are used, insulating substrates  
15 cannot provide a common backside contact for all laser diodes in an array. Hence, providing electrical contacts to laser diode arrays on insulating substrates has required the use of special architectures.

20 Removal of the insulating substrate after growth of the laser diode array structures simplifies providing electrical contacts to the laser diode arrays and avoids special architectures while allowing a superior heat sink to be attached to the laser diode arrays. The laser diode array may be attached to a thermally conductive wafer before or after substrate removal by soldering, thermo-compression bonding or other

means. Attachment of the thermally conductive substrate after removal of the insulating substrate requires the attachment of a support substrate as an intermediate step.

Attachment of the thermally conductive wafer to the laser diode array before removal of the insulating substrate allows positioning of the thermally conductive substrate on the side of the laser diode array closer to the laser active region for more effective heat sinking than if the laser diode array is attached to the thermally conductive substrate after removal of the insulating substrate. If the nitride laser membrane is properly aligned during the attachment process with the thermally conductive substrate, cleaved mirror facets may be formed. Cleaved rather than etched mirror facets result in perfectly parallel, vertical, and smooth mirrors.

#### BRIEF DESCRIPTION OF THE DRAWINGS

A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained and understood by referring to the following detailed description and the accompanying drawings in which like reference numerals denote like elements as between the various drawings. The drawings, briefly described below, are not to scale.

FIG. 1 shows a top view of the layout of a quad-spot laser diode structure in an embodiment in accordance with the present invention.

FIG. 2 shows a cross-sectional view of the embodiment in FIG. 1.

FIG. 3 shows a top view of the layout of a quad-spot laser diode structure in an embodiment in accordance with the present invention.

FIG. 4 shows a top view of the layout of a quad-spot laser diode structure in an embodiment in accordance with the present invention.

FIG. 5a shows a top view of the layout of a dual quad-spot laser diode structure in an embodiment in accordance with the present invention.

5 FIG. 5b shows a cross-sectional view of the embodiment shown in FIG. 5a.

FIG. 6 shows the layers of a quad-spot laser diode structure in an embodiment in accordance with the present invention.

FIGs. 7a-7e show processing steps for a quad-spot laser diode structure in an embodiment in accordance with the present invention.

10 FIG. 8a shows a quad-spot laser diode structure in an embodiment in accordance with the present invention.

FIG. 8b shows a quad-spot laser diode structure in an embodiment in accordance with the present invention.

15 FIG. 9 shows the layers of a quad-spot laser diode structure in an embodiment in accordance with the present invention.

FIG. 10 shows a dual spot laser diode structure in an embodiment in accordance with the present invention.



FIGs. 11a-11f show the steps for removing the sapphire growth substrate and adding a thermally conducting substrate to a dual spot laser structure in an embodiment in accordance with the present invention.

FIG. 12a shows crystal planes of silicon and InGaAIN membrane.

5 FIG. 12b shows cleaved facets in InGaAIN membrane in an embodiment in accordance with the present invention.

FIG. 12c shows crystal planes of silicon and InGaAIN membrane.

FIG. 12d shows cleaved facets in InGaAIN membrane in an embodiment in accordance with the present invention.

10 FIGs. 13a-13b show integration of a nitride laser array onto an electronic driver chip in an embodiment in accordance with the present invention.

FIGs. 14a-14f show the steps for removing the sapphire substrate and adding a thermally conducting substrate to a dual spot laser structure with common p-contact in an embodiment in accordance with the present invention.

15 FIGs. 15a-15e show the steps for removing the sapphire substrate and adding a thermally conducting substrate to a dual spot laser structure with common n-contact in an embodiment in accordance with the present invention.

## DETAILED DESCRIPTION

In the following detailed description, numeric ranges are provided for various aspects of the embodiments described. These recited ranges are to be treated as examples only, and are not intended to limit the scope of the claims hereof. In addition, a number of materials are identified as suitable for various facets of the embodiments. These recited materials are to be treated as exemplary, and are not intended to limit the scope of the claims hereof.

### Laser Diode Arrays on an Insulating Substrate

An embodiment in accordance with the present invention is shown in FIG. 1. FIG. 1 shows quad-spot InGaAIN laser diode structure 100 typically grown on  $\text{Al}_2\text{O}_3$  insulating substrate 215 (see FIG. 2). Structure 100 shows laser diodes 145 and 146 sharing n metal contact 120 and laser diodes 147 and 148 sharing n-metal contact 125. P-metal contact 110 connects to laser diode 145, p-metal contact 135 connects to laser diode 146, p-metal contact 130 connects to laser diode 147 and p-metal contact 115 connects to laser diode 148. The lateral separation between adjacent laser diodes shown in FIG.1 is about 25  $\mu\text{m}$ . For example, the separation between laser diodes 145 and 146 is about 25  $\mu\text{m}$ . The length of laser diode structures 145, 146, 147 and 148 is typically about 500  $\mu\text{m}$ . Isolation layer 140 is made of a dielectric material, typically, silicon oxy-nitride, silicon dioxide, silicon nitride or polyimide. Notches 150 and 155 in p-metal contacts 135 and 130, respectively, provide open space for subsequent evaporation of a dielectric high reflective coating, for example,  $\text{TiO}_2/\text{SiO}_2$ .

FIG. 2 shows a cross-sectional view of quad-spot InGaAIN laser diode structure 100. P-GaN cap layer 220 is positioned atop p-AlGaN cladding layer 225. The active region is InGaN layer 230 that has a multi-quantum well structure and is positioned on n-AlGaN cladding layer 235. Layer 210 is n-GaN and resides on insulating substrate 215 which is typically  $\text{Al}_2\text{O}_3$ .

FIG. 3 shows an alternative quad-spot InGaAIN laser diode structure 300 typically grown on  $\text{Al}_2\text{O}_3$  insulating substrate 215 (see FIG. 2). Quad-spot InGaAIN laser diode structure 300 is similar to quad-spot InGaAIN laser diode structure 100 shown in FIG. 1 except that separate n-metal contacts 310, 315, 320 and 325 are provided for laser diode structures 145, 146, 147 and 148, respectively. Providing separate n- and p- metal contacts for each device minimizes electrical and thermal crosstalk. Additional reduction in crosstalk can be achieved by etching very deep isolation grooves 340 (see FIG. 3) to separate laser diode 145 from laser diode 146, to separate laser diode 146 from laser diode 147 and to separate laser diode 147 from laser diode 148. Isolation grooves 340 may penetrate down to insulating substrate 215 (see FIG. 2) but at a minimum, grooves 340 should penetrate below active region 230. This eliminates optical crosstalk and the electrical crosstalk caused by diffusion of injected carriers within active region 230.

An embodiment in accordance with the present invention is shown in FIG. 4. Quad-spot InGaAIN laser diode structure 400 is grown on insulating substrate 215. Laser diodes 145 and 148 and associated n-metal and p-metal contacts 410, 435 and 415, 430, respectively, are aligned at an angle to provide more separation from laser

diodes 146 and 147. The angle is chosen so that the resulting separation achieves a further reduction in electrical and especially thermal crosstalk. Laser diode 145 is provided electrical contact using n-metal contact 410 and p-metal contact 415 and laser diode 148 is provided electrical contact using n-metal contact 435 and p-metal contact 430. Laser diode 146 is provided electrical contact using p-metal contact 420 and n-metal contact 440. N-metal contact 440 is shared with laser diode 147 which has separate p-metal contact 425. N-metal contact 440 may be divided into two separate contacts to provide separate n-metal contacts to laser diodes 146 and 147 for a further reduction of electrical and thermal crosstalk.

An embodiment in accordance with this invention of dual-quad-spot laser diode structure 501 is shown in FIGs. 5a and 5b. FIG. 5a shows the placement of quad-spot laser diode structure 100 on one side of channel structure 595 and corresponding mirror image laser diode structure 500 on the other side of channel structure 595 resulting in dual-quad-spot laser diode structure 501. Structure 500 has laser diodes 545 and 546 sharing n metal contact 520 and laser diodes 547 and 548 sharing n-metal contact 525. P-metal contact 510 connects to laser diode 545, p-metal contact 535 connects to laser diode 546, p-metal contact 530 connects to laser diode 547 and p-metal contact 515 connects to laser diode 548. The lateral separation between adjacent laser diodes shown in FIG.1 is about 25  $\mu\text{m}$ . For example, the separation between laser diodes 545 and 546 is about 25  $\mu\text{m}$ . The length of laser diode structures 545, 546, 547 and 548 is typically about 500  $\mu\text{m}$ . Structure 100 has been described above with reference to FIGs. 1 and 2.

FIG. 5b shows a cross-section of dual-quad-spot laser diode structure 501 along laser diode structures 147 and 547 and channel structure 595. Channel structure 595 contains tilted mirrors 575 (see FIG. 5b) for outcoupling light from laser diodes 145, 146, 147, 148, 545, 546, 547 and 548 into the vertical direction. Aluminum coated mirrors 575 are dry etched using, for example, chemically assisted ion-beam etching (CAIBE) and the inclination angle may be adjusted by varying etching parameters. A suitable inclination angle for mirror facets 575 in FIG. 5b is 45 degrees. The architecture shown in FIGs. 5a and 5b allows a closely spaced dual-quad-spot laser diode structure to be achieved. The spacing between adjacent laser diodes such as laser diodes 145 and 146 or 545 and 546 is typically 25  $\mu\text{m}$ .

In an embodiment in accordance with this invention, FIG. 6 shows InGaAlN heterostructure wafer 600 grown by metalorganic chemical vapor deposition (MOCVD) on insulating substrate 215. Insulating substrate 215 is typically  $\text{Al}_2\text{O}_3$  and has a thickness typically ranging on the order of 100  $\mu\text{m}$  to 400  $\mu\text{m}$ . GaN:Mg cap layer 610 is 0.1  $\mu\text{m}$  thick and adjoins  $\text{Al}_{0.08}\text{Ga}_{0.92}\text{N:Mg}$  cladding layer 620 which has a typical thickness in the range of 0.5 to 1.0  $\mu\text{m}$ . Note that Mg is added to produce a p-type conductivity. A second GaN:Mg layer 630 also 0.1  $\mu\text{m}$  thick lies underneath cladding layer 620 and serves as an p-doped waveguide.  $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N:Mg}$  layer 640 is typically 20 nm thick and serves to create a tunnel barrier to prevent leakage of injected electrons. GaN:Si layer 650 functions as an n-doped waveguide for active region 230. Note that Si is added to produce an n-type conductivity.  $\text{Al}_{0.08}\text{Ga}_{0.92}\text{N:Si}$  cladding layer 660 has a typical thickness from 0.5 to 1.5  $\mu\text{m}$ .  $\text{In}_{0.03}\text{Ga}_{0.97}\text{N:Si}$  layer 665 has a typical thickness of 50nm and functions as a defect reducing layer.

GaN:Si layer 210 with a typical thickness of 4  $\mu\text{m}$  lies above insulating substrate 215 and serves to establish a good quality material for subsequent depositions and to provide a lateral contact layer. Further details may be found in Nakamura and Fasol incorporated by reference above. Once structure 600 has been grown by MOCVD  
5 activation of Mg p-doping is performed in (Al)GaN:Mg layers 610, 620, 630 and 640. Activation of dopants is accomplished by rapid thermal annealing at 850°C for 5 minutes in  $\text{N}_2$  ambient.

FIGs. 7a -7e show the major processing steps for a quadspot ridge waveguide laser diode structure in accordance with this invention. Note that layers 640 and 665 are not shown in Figs. 7a-7e. FIG. 7a shows wafer 600 after p-metal deposition. P-metal layer 710 is typically nickel-gold (Ni-Au) and deposited using thermal evaporation and rapid thermal annealing in an  $\text{N}_2$  ambient. Dry etching is performed using CAIBE or reactive ion etching (RIE) to etch the mesa structure shown in FIG. 7b in an  $\text{Ar}/\text{Cl}_2/\text{BCl}_3$  gas mixture. The mirrors (not shown) are also dry etched using a CAIBE or RIE  
10 process. FIG. 7c shows wafer 600 after etching of ridge waveguides 707 and trenches 711 in an  $\text{Ar}/\text{Cl}_2/\text{BCl}_3$  gas mixture using CAIBE or RIE. FIG. 7d shows the result of depositing n-metal 720 which is typically titanium-aluminum (Ti-Al) using thermal evaporation and rapid thermal annealing in a  $\text{N}_2$  ambient.

Dielectric isolation deposition is then performed using plasma enhanced  
20 chemical vapor deposition (PECVD) using, for example, silicon-oxy-nitride, silicon oxide or silicon nitride as the dielectric. Polyimide may also be used as the dielectric. Contact windows are opened in dielectric isolation layer 755 using radio frequency (RF) plasma

etching in  $\text{CF}_4/\text{O}_2$  ambient prior to deposition of titanium/gold p-metal contact pads using thermal evaporation. FIG. 7e shows wafer 600 after p-metal contact pad 730 and n-metal contact pad 720 deposition. Substrate 215 is then thinned by mechanical polishing to prepare wafer 600 for cleaving of laser diodes into individual devices. A  
5 final step involves using electron beam evaporation for deposition of a  $\text{SiO}_2/\text{TiO}_2$  high reflective coating on the front and backside of the laser diode mirrors (not shown) to reduce the laser threshold current and protect the mirror surfaces.

FIG. 8a shows an embodiment in accordance with the present invention of quadspot laser diode structure 800 built on insulating substrate 215 using GaN/AlGaIn. Quadspot laser diode structure 800 uses n-GaN buried layer 210 separated from n-GaN buried layer 885 by p-GaN or AlGaIn blocking layer 890 to form buried current channels 850 and 855. Buried current channels 850 and 855 go from n-metal contacts 815 and 820 to contact laser diodes 830 and 836, respectively. Buried current channels 870 and 875 go from n-metal contacts 810 and 825 to contact laser diodes 832 and 834, respectively, using n-GaN buried layer 885 which is sandwiched between p-GaN or AlGaIn blocking layer 890 and insulating substrate 215. Typically, insulating substrate 215 is made of  $\text{Al}_2\text{O}_3$ . Laser diode pairs 830, 832; 832, 834; and 834, 836 are separated from each other both optically and electrically by grooves 831, 833 and 835, respectively. Groove 833 is etched down through lowest GaN layer 885 while grooves 831 and 835 are etched only through p-GaN layer 890 to allow current to flow to inner laser diodes 832 and 834, respectively. GaN or AlGaIn layer 890 may be made an insulating layer if desired.  
10  
15  
20

P-metal contact pads 816 can be arranged in several different ways as shown above in FIGs. 1-5. In FIG. 8a, individually addressable p-metal contact pads 816 are connected to laser diodes 830, 832, 834 and 836 through a window (not shown) in isolation layer (not shown) applied to p-AlGaN cladding layer 225. An alternative embodiment in accordance with the present invention is shown in FIG. 8b. FIG. 8b shows quadspot laser diode structure 801 having common p-metal contact 817 formed by filling grooves 831, 833 and 835 and areas surrounding p-GaN contact layer 818 (FIG. 8a) with an insulator such as polyimide. Addressability of individual laser diodes 830, 832, 834 and 836 is preserved through n-metal contacts 815, 810, 825 and 820, respectively. The common p-metal contact structure can be extended to more than four closely spaced laser diodes by the addition of a pair of n- and p- GaN layers for every two laser diodes added to laser diode structure 801 shown in FIG. 8b.

For some laser diode driver circuits it is more convenient to have a common n-metal contact structure for quadspot laser diode structure 801. This is readily achieved by reversal of the polarities of all layers (see FIG. 9) in quadspot laser diode structure 801. This makes buried current channels 850, 855, 870 and 875 p-type channels. However, this arrangement is not presently preferred for nitride based lasers because carrier mobility and achievable doping levels in p-type GaN are significantly lower than in n-type GaN.

In an embodiment in accordance with this invention, FIG. 9 shows InGaAlN heterostructure wafer 900 grown by metalorganic chemical vapor deposition (MOCVD) on insulating substrate 215. The layer structure of wafer 900 is identical to wafer 600 of



FIG. 6 except for the addition of p-(Al)GaN:Mg isolation layer 890, typically several hundred nm in thickness and second n-GaN:Si layer 885, typically at least 1-2  $\mu\text{m}$  in thickness. Isolation layer 890 can also be grown as an insulator since its purpose is to provide electrical isolation of GaN layer 885 from GaN layer 210. Following growth of n-GaN layer 885 and p-GaN isolation layer 890, wafer 900 is removed from the growth reactor and isolation layer 890 is selectively removed in the regions where laser diodes 832 and 834 (see FIG. 8a) will be located. After selective removal of isolation layer 890, etched wafer 900 is returned to the growth reactor for growth of GaN:Si layer 210 and subsequent layers as in FIGs. 6 and 9. In this embodiment, GaN:Si layers 210 and 885 are doped to achieve an electron concentration of the order of  $10^{18}/\text{cm}^3$  for high electrical conductivity. Individual laser diodes 830, 832, 834 and 836 are etched similarly as described above and shown in FIGs. 7a-7e.

N-metal contacts 810, 815, 820 and 825 (see FIGs. 8a and 8b) are formed by selectively removing the upper layers. Specifically, formation of n-metal contacts 815 and 820 requires selective removal of all layers down to n-GaN layer 210 and formation of n-metal contacts 810 and 825 requires selective removal of all layers down to n-GaN layer 885. Deposition of n-metal contacts 810, 815, 820 and 825 is performed by masking wafer 900 for contact metallization and lift-off patterning. N-metal contact pads 810, 815, 820 and 825 are typically Ti-Al while p-metal contact pads 816 or pad 817 are typically Ni-Au.

## Laser Diode Arrays with Growth Substrate Removed

Removal of sapphire substrate 215 is useful for nitride laser diodes because removal of substrate 215 allows advantages that include realization of a vertical electrical contact structure, better heat sinking and mirror facets that are cleaved.

5           FIG. 10 shows the layer structure of dual spot InGaAlN laser diode structure 1000 grown on sapphire substrate 215 prior to removal of sapphire substrate 215. The layer structure is similar to the layer structure shown in FIG. 6. Isolation 1016 which may be silicon-oxy-nitride, silicon dioxide or silicon nitride separates multiple quantum well active regions 230 from each other and also electrically isolates other layers as shown in FIG. 10. Two p-contacts 1020 provide separate electrical contacts to the two laser diodes making up dual spot laser diode structure 1000. In order to be able to cleave facets, laser cavities in layer 230 need to be oriented perpendicular to the crystal planes of GaN layers 210, 665, 660, 650, 230, 640, 630, 620 and 610. Processing for dual spot laser diode structure 1000 is very similar to that described for laser diode structure 600 discussed above.

15           FIGs. 11a-11f schematically show the steps for removal of sapphire substrate 215 by laser liftoff and bonding of semiconductor membrane 1110 to thermally conductive substrate 1138 using supporting substrate 1105 in accordance with an embodiment of this invention. In accordance with an embodiment of this invention  
20 semiconductor membrane 1110 is typically an InGaAlN type film. Initially, backside 1115 of sapphire substrate 215 is polished to a very smooth surface finish to minimize light scattering of off backside 1115. Polishing is accomplished mechanically using a

succession of diamond pads. During the polishing procedure, the diamond grit size is gradually reduced from a grid size of about 30  $\mu\text{m}$  down to a grid size of 0.1  $\mu\text{m}$ . Typical root mean square (rms) roughness after polishing is about 20-50 Angstrom.

FIG. 11a shows mounting of dual spot laser diode structure 1000 to supporting substrate 1105 with wax or epoxy 1106 to provide support for semiconductor membrane 1110 after removal of sapphire substrate 215 and prior to bonding of substrate 1138 to semiconductor membrane 1110. FIG. 11b shows exposure of substrate 215 and semiconductor membrane 1110 to ultraviolet excimer laser light 1120. Proper adjustment of the excimer laser (not shown) allows decomposition of thin GaN layer 1130 at the interface between sapphire substrate 215 and semiconductor membrane 1110. GaN layer 1130 is decomposed into Ga metal and  $\text{N}_2$ . For an XeCl excimer laser operating at 308 nm the laser energy range should be from about 600-750  $\text{mJ}/\text{cm}^2$  with a beam size of 4mm by 4mm after passage through a homogenizer. A homogenizer converts a Gaussian-like laser beam to a flat plateau-like laser beam which provides improved beam uniformity. Larger areas may be exposed by scanning the laser beam across the area surface. The excimer laser is typically pulsed in the range of 5-10 Hz with one pulse typically being sufficient to achieve decomposition of GaN layer 1130. Polished backside 1115 allows uniform excimer laser exposure of GaN layer 1130.

FIG. 11c shows separation of sapphire substrate 215 from semiconductor membrane 1110 at the interface by heating dual spot laser diode structure 1000 to approximately 30° C which is the melting point for Ga metal. The residual Ga metal

layer present on semiconductor membrane 1110 at the interface is removed with a hydrochloric acid (HCL) dip that is equal parts distilled water. Approximately 0.5 to 1  $\mu\text{m}$  of the damaged film at the interface on semiconductor membrane 1110 is removed by dry-etching in a  $\text{Ar}/\text{Cl}_2/\text{BCl}_3$  gas mixture. Typically, CAIBE or RIE is used for the dry-etch. Low energy (less than about 400ev) Ar ion sputtering is employed after the dry-etch to reduce the surface damage caused by the dry-etching.

FIG. 11d shows deposition of n-metal layer 1117, typically titanium/aluminum, by thermal evaporation. Use of wax or epoxy layer 1106 does not allow n-metal layer 1117 to be alloyed since the melting point of wax or epoxy is typically well below the approximately 500°C alloying temperature of n-metal layer 1117.

With reference to FIG. 11e, metal contact layer 1121, typically made of titanium/gold, is deposited by thermal or e-beam evaporation on substrate 1138 which typically is silicon, silicon carbide or diamond. Silicon is an economical substrate material that is electrically and thermally (about 1.5W/cmK at room temperature and about 0.97 W/cmK at 100° C) conductive and allows mirror cleaving and integration of a silicon driver chip with laser diodes. Silicon carbide is an expensive substrate material that is electrically and thermally (about 5W/cmK at room temperature and about 3.2 W/cmK at 100° C) conductive and allows mirror cleaving. Diamond is a very expensive substrate material that is the best known thermal conductor (about 20W/cmK at room temperature and about 15.5 W/cmK at 100° C) and can be metalized to be conductive while allowing mirror cleaving.

Another possible substrate material is copper which is very economical and a good thermal conductor (about 4W/cmK). Mirror cleaving would not be possible with a copper substrate material and mirrors would need to be etched.

Deposition of solder layer 1141 which is, for example, In or PbSn, is performed to join substrate 1138 to semiconductor membrane 1110. Solder layer 1141 may typically have a Ti/Au film for better adhesion to substrate 1138 and a thin Au film may be applied to prevent oxidation of the exposed surface of solder layer 1141 prior to bonding. Deposition of metals occurs by thermal or e-beam evaporation with a typical film thickness of 1-2  $\mu\text{m}$ .

Prior to the flip chip bonding shown in FIG. 11e, the vertical crystal planes of semiconductor membrane 1110 need to be aligned with the appropriate crystal planes of silicon, silicon carbide or diamond substrate 1138 to allow for cleaving. FIG. 12a shows a desired alignment of the relevant crystal planes of semiconductor membrane 1110 and substrate 1138 prior to cleaving in accordance with an embodiment of this invention. Devices are cleaved along the  $\{1\bar{1}00\}$  planes of semiconductor membrane 1110 and the  $\{111\}$  planes of substrate 1138. FIG. 12b shows the relevant crystal planes of semiconductor membrane 1110 and substrate 1138 after cleaving. Cleaved facet 1295 is also shown. In accordance with an embodiment of this invention, FIG. 12c shows a desired alignment of the relevant crystal planes of semiconductor membrane 1110 and silicon substrate 1138 prior to cleaving. In FIG. 12c, the  $\{111\}$  crystal plane of silicon substrate 1138 is parallel to the  $\{1\bar{1}00\}$  crystal plane of semiconductor membrane 1110. This orientation allows an easier cleave of silicon

substrate 1138 as seen in FIG. 12d which shows the relevant crystal planes of semiconductor membrane 1110 and substrate 1138 after cleaving.

After proper alignment of the relevant crystal planes of semiconductor membrane 1110 and substrate 1138, semiconductor membrane 1110 is bonded to substrate 1138.

5 In accordance with an embodiment of this invention solder layer 1141 is used for bonding. Depending on the composition of solder layer 1141, solder layer 1141 and substrate 1138 are heated to the appropriate bonding temperature in a forming gas atmosphere to avoid oxide formation. A bonding temperature of about 180° C is typically used when using In for solder layer 1141. If a Pd or Au film has not been  
10 deposited on the exposed surface of solder layer 1141, flux or a hydrochloric acid dip prior to heating may be used to remove any oxide present on the exposed surface of solder layer 1141. Other well-known techniques for oxide removal may also be used. When using PbSn for solder layer 1141, a bonding temperature of about 220° C is typically used. Oxide may be removed as described above prior to bonding if an Au film  
15 has not been applied to the exposed surface of solder layer 1141.

In accordance with an embodiment of this invention, Au-Au thermo-compression bonding may be used to bond semiconductor membrane 1110 to substrate 1138. Au-Au thermo-compression bonding provides for better thermal contact between semiconductor membrane 1110 and substrate 1138. Note, solder layer 1141 is not  
20 present if Au-Au thermo-compression bonding is used to join substrate 1138 to semiconductor membrane 1110. A typical bonding temperature for Au-Au thermo-compression is about 350° C .

Bonded structure 1176 (see FIG. 11f) is cooled to about 20° C while a bond load is applied. For example, the bond load used with In or PbSn solder is about 200 grams if the bonding area is 25 mm<sup>2</sup>. If Au-Au thermo-compression bonding is used, the bond load is typically about 1500 g/mm<sup>2</sup>. FIG. 11f shows removal of support substrate 1105 by dissolving wax or epoxy layer 1106 (see FIG. 11e) in acetone or other suitable solvent.

Cleaving of laser diode facets 1295 (see FIGs. 12b and 12d) is accomplished by propagating the cleave from the edge of silicon, silicon carbide or diamond substrate 1138 into semiconductor membrane 1110. Alternatively, laser diode facets 1295 may be dry-etched using CAIBE in an Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Laser diode facets 1295 are made reflective by deposition of SiO<sub>2</sub>/TiO<sub>2</sub> high reflective coating using e- beam evaporation.

FIG. 13a shows an embodiment in accordance with this invention wherein laser array 1350 of quad spot laser diode structures 1000 with substrate 215 (see FIG. 10) removed is integrated onto electronic driver chip 1310 which is typically a silicon based driver chip. In particular, FIG. 13a shows a cross-sectional view of laser array 1350 and field effect transistor 1320. Field effect transistor 1320 is used to switch current to laser diode structure 1000. After removal of sapphire substrate 215 (see FIG. 11c), semiconductor membrane 1110 is typically attached by solder as described above to electronic driver chip 1310. Prior to attachment, electronic driver chip 1310 has had driver circuit 1325 (see FIG. 13b) fabricated on it using well-known integrated circuit processing methods. Placement of laser array 1350 close to driver circuit 1325 allows

rapid modulation of laser diodes 1000 to accommodate many laser channels. Hence, this embodiment is useful in printer applications where multibeam laser arrays 1350 are used and is likewise applicable to the area of parallel optical communications.

FIGs. 14a-14f schematically show the steps for bonding of semiconductor membrane 1110 to substrate 1138 using common p-contact 1422 and subsequent removal of sapphire substrate 215 by laser liftoff to make dual spot laser structure 1400 (see FIG. 14f) in accordance with this invention. Bonding substrate 1138 to semiconductor membrane 1110 on the side opposite to where sapphire substrate 215 is attached allows for superior heat sinking as thermally conductive substrate 1138 is only about 1  $\mu\text{m}$  distant from active region 230 (see FIG. 10) as opposed to a 4-14  $\mu\text{m}$  distance for the method and structure shown in FIGs. 11a-11f.

As described above, sapphire substrate 215 is polished to a very smooth surface finish to minimize the scattered light. Common p-contact 1422 is evaporated on substrate 1138 and then undergoes rapid thermal annealing in a nitrogen atmosphere and FIG. 14a shows common p- contact 1422 on substrate 1138. Typically, p-contact 1422 is Ti/Au.

Deposition of solder layer 1141, for example, In or PbSn, is performed to join substrate 1138 to semiconductor membrane 1110. Solder layer 1141 is not used if Au-Au thermo-compression bonding is used to join substrate 1138 to semiconductor membrane 1110. Solder layer 1141 may typically have a Ti/Au film for better adhesion to substrate 1138 resulting in layer 1141 being Ti/Au/In or Ti/Au/PbSn. A thin Au film may be applied to the exposed surface of solder layer 1141 prior to bonding to prevent



oxidation. Deposition of metals occurs by thermal or e-beam evaporation with a typical film thickness of 1-2  $\mu\text{m}$ .

After proper alignment of the relevant crystal planes of semiconductor membrane 1110 and substrate 1138 as described above, semiconductor membrane 1110 is bonded to substrate 1138. Substrate 1138 is typically silicon, silicon carbide or diamond. Depending on the composition of solder layer 1141, solder layer 1141 and substrate 1138 are heated to the appropriate bonding temperature in a forming gas atmosphere to avoid oxide formation. A bonding temperature of about 180° C is typically used when using In for solder layer 1141. If a Pd or Au film has not been deposited on the exposed surface of solder layer 1141, flux or a hydrochloric acid dip prior to heating may be used to remove any oxide present on the exposed surface of solder layer 1141. Other well-known techniques for oxide removal may also be used. When using PbSn for solder layer 1141, a bonding temperature of about 220° C is typically used. Oxide may be removed as described above prior to bonding if an Au film has not been applied to the exposed surface of solder layer 1141. If Au-Au thermo-compression bonding is used in place of solder layer 1140 in accordance with an embodiment of the invention, the typical bonding temperature is about 350° C .

Bonded laser structure 1410 (see FIG. 14b) is cooled to about 20° C while a bond load is applied. For example, the bond load used with In or PbSn solder is about 200 grams if the bonding area is 25  $\text{mm}^2$ . If Au-Au thermo-compression bonding is used, the bond load is 1500  $\text{g/mm}^2$ . After bonding is complete, bonded laser structure 1410 is exposed to excimer laser light 1120 to decompose thin GaN layer 1141 at the

interface between sapphire substrate 215 and semiconductor membrane 1110 forming Ga metal and N<sub>2</sub>. Operating conditions for the excimer laser are identical to those described above with respect to FIG. 11b.

FIG. 14c show the liftoff of sapphire substrate 215 from semiconductor membrane 1110 by heating bonded laser structure 1410 to about 30° C which is the melting point for Ga metal. The Ga metal is removed from the surface of semiconductor membrane 1110 using a hydrochloric acid (HCL) dip (HCL:H<sub>2</sub>O = 1:1). Approximately 0.5 to 1 μm of the damaged film at the interface on semiconductor membrane 1110 is removed by dry-etching in a Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Typically, CAIBE or RIE is used for the dry-etch. Low energy (less than about 400ev) Ar ion sputtering is employed after the dry-etch to reduce the surface damage caused by the dry-etching.

After liftoff of sapphire substrate 215, backside mirror facets 1482 (see FIG. 14f) may be dry-etched using CAIBE or RIE in an Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Etching backside mirror facets 1482 allows bonded laser structure 1410 to be longer than the laser cavity length which is useful when it is difficult to cleave both front and backside facets with high yield for short length laser cavities. The increased length of laser structure 1410 also provides for a lower thermal resistance which is beneficial in preventing overheating of the laser cavity.

FIG. 14d shows deposited n-metal layer 1477. N-metal layer 1477 is typically Ti/Al and is deposited by thermal evaporation on semiconductor membrane 1110. If solder layer 1141 is In, PbSn or AuSn, for example, the melting point of solder layer 1141 is approximately in the range of 160-300° C which prevents alloying of n-metal

layer 1477 whose alloying temperature is about 500° C . To allow alloying of n-metal contact 1477, Au-Au or PdIn<sub>3</sub> bonding may be used instead of solder bonding. N-metal layer 1477 is alloyed using rapid thermal anneal in the range of 450-500° C for about 5 minutes. Alloyed n-metal layer 1477 has a lowered contact resistance compared to unalloyed n-metal layer 1477. Devices with alloyed n-metal layer 1477 typically have operating voltages reduced by 1-2 volts compared to devices with unalloyed n-metal layer 1477. Subsequently, n-contact pad 1478 (see FIG. 14f), typically Ti/Au, is deposited over n-metal layer 1477 using thermal evaporation. The Au surface of n-contact pad 1478 functions as a bonding surface for wire bonding while the Ti bottom of n-contact pad 1478 is used to improve adhesion.

FIG. 14e shows creation of trench 1433 to separate n-metal layer 1477 and semiconductor membrane 1110 into two sections using dry-etching with CAIBE or RIE in an Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Front mirror facets 1481 are cleaved by propagating the cleave from the edge of substrate 1138 along line 1498 in FIG. 14f. Alternatively, front mirror facets 1481 may be fabricated using dry-etching with CAIBE or RIE in a Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Backside mirror facets 1482 are cleaved by propagating the cleave from the edge of substrate 1138 along line 1499 in FIG. 14f. Backside mirror facets 1482 may also be dry-etched using CAIBE or RIE in an Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. SiO<sub>2</sub>/TiO<sub>2</sub> high reflective coating is subsequently applied to front mirror facets 1481 and backside mirror facets 1482 using e-beam evaporation.

FIGs. 15a-15e schematically show the steps for bonding of semiconductor membrane 1110 to substrate 1138 using common n contact and removing sapphire

substrate 215 by laser liftoff to make dual spot nitride laser structure 1500 (see FIG. 15e) in accordance with the present invention. Typically, substrate 1138 is silicon, silicon carbide or diamond, all of which provide heat sinking that is superior to the heat sinking provided by sapphire substrate 215. The thermal conductivity of sapphire is only about 0.46W/cmK at room temperature and degrades to about 0.32W/cmK at 100° C. As described above, backside 1115 of sapphire substrate 215 is polished to a very smooth surface finish to minimize scattered light.

FIG. 15a shows metal bonding layer 1522, typically Ti/Au, deposited on the backside of substrate 1138 before device packaging. Dielectric isolation layer 1509 is deposited on the front side of substrate 1138 using, for example, PECVD. Dielectric isolation layer 1509 is typically made up of silicon-oxy-nitride, silicon dioxide or silicon nitride material. If substrate 1138 is made insulating material such as diamond or semi-insulating SiC, dielectric isolation layer 1509 is not necessary. Metal contact pads 1530 are deposited on dielectric isolation layer 1509 or if substrate 1138 is insulating, deposition occurs on substrate 1138. Metal contact pads 1530 are typically Ti/Au film deposited by thermal or e-beam evaporation with the Ti film being 300 Angstrom thick and the Au film being 1-2  $\mu\text{m}$  thick. Care needs to be taken in patterning metal contact pads 1530 such that the vertical crystal planes of semiconductor membrane 1110 are parallel to the appropriate crystal planes of substrate 1138 (see FIG. 12a-12d) on assembly as shown in FIG. 15b to allow cleaving.

Patterned solder layers 1541 are deposited on metal contact pads 1530 to join substrate 1138 to semiconductor membrane 1110. Solder layers 1541 are not used if

Au-Au thermo-compression bonding is used to join substrate 1138 to semiconductor membrane 1110. Solder layers 1541 may typically have a Ti/Au film for better adhesion to substrate 1138 resulting in layers 1541 being Ti/Au/In or Ti/Au/PbSn. A thin Au film may be applied to the exposed surface of solder layers 1541 prior to bonding to prevent oxidation. Deposition of metals occurs by thermal or e-beam evaporation with a typical film thickness of 1-2  $\mu\text{m}$ .

Depending on the composition of solder layers 1541, solder layers 1541 and substrate 1138 are heated to the appropriate bonding temperature in a forming gas atmosphere to avoid oxide formation. A bonding temperature of about 180° C is typically used when using In for solder layers 1541. If a Pd or Au film has not been deposited on the exposed surface of solder layers 1541, flux or a hydrochloric acid dip prior to heating may be used to remove any oxide present on the exposed surface of solder layers 1541. Other well-known techniques for oxide removal may also be used. When using PbSn for solder layers 1541, a bonding temperature of about 220° C is typically used. If Au-Au thermo-compression bonding is used the typical bonding temperature is about 350° C. Oxide may be removed as described above prior to bonding if an Au film has not been applied to the exposed surface of solder layers 1541.

Bonded structure 1510 (see FIG. 15b) is cooled to about 20° C while a bond load is applied. For example, the bond load used with In or PbSn solder is about 200 grams if the bonding area is 25  $\text{mm}^2$ . If Au-Au thermo-compression bonding is used, the bond load is typically about 1500  $\text{grams/mm}^2$ . Au-Au thermo-compression bonding typically requires much higher bond loads than solder bonding. Au-Au thermo-compression

bonding provides an excellent thermal conductivity of about 3.18 W/cmK whereas In solder and PbSn solder have a thermal conductivity of about 0.87 W/cmK and 0.4 W/cmK, respectively. After bonding is complete, laser structure 1510 is exposed to excimer laser light 1120 to decompose thin GaN layer 1141 at the interface between sapphire substrate 215 and semiconductor membrane 1110 forming Ga metal and N<sub>2</sub>. Operating conditions for the excimer laser are identical to those described above with respect to FIG. 11b.

FIG. 15c show the liftoff of sapphire substrate 215 from semiconductor membrane 1110 by heating laser structure 1510 (see FIG. 15b) to about 30° C which is the melting point for Ga metal. The Ga metal is removed from the surface of semiconductor membrane 1110 using a hydrochloric acid (HCL) dip (HCL:H<sub>2</sub>O = 1:1). Approximately 0.5 to 1 μm of the damaged film at the interface on semiconductor membrane 1110 is removed by dry-etching in a Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Typically, CAIBE or RIE is used for the dry-etch. Low energy (less than about 400ev) Ar ion sputtering is employed after the dry-etch to reduce the surface damage caused by the dry-etching.

After liftoff of sapphire substrate 215, backside mirror facets 1582 (see FIG. 15e) may be dry-etched using CAIBE or RIE in an Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Etching backside mirror facets 1582 allows dual spot laser structure 1510 to be longer than the laser cavity length which is useful when it is difficult to cleave both front and backside facets with high yield for short length laser cavities. Having laser structure 1510 longer than

the laser cavity length also provides for a lower thermal resistance which is beneficial in preventing overheating of the laser cavity.

FIG. 15d shows deposition of n-metal layer 1577 by thermal evaporation on semiconductor membrane 1110. N-metal layer 1577 is typically Ti/Al. If solder layers 1541 are In, PbSn or AuSn the melting point of solder layer 1541 is approximately in the range of 160-300° C which prevents alloying of n-metal layer 1577 whose alloying temperature is about 500° C. To allow alloying of n-metal contact 1577, Au-Au or PdIn<sub>3</sub> bonding may be used instead of solder bonding. N-metal layer 1577 is alloyed using rapid thermal anneal in the range of 450-500° C for about 5 minutes. As discussed above, alloyed n-metal layer 1577 has a lowered contact resistance compared to unalloyed n-metal layer 1577. Subsequently, n-contact pad 1578 (see FIG. 15e), typically Ti/Au, is deposited over n-metal layer 1577 using thermal evaporation. The Au surface of n-contact pad 1578 functions as a bonding surface for wire bonding while the Ti bottom of n-contact pad 1578 is used to improve adhesion.

FIG. 15e shows dual spot laser structure 1510 in top view prior to cleaving of the wafer to create individual dual spot laser devices. Front mirror facets 1581 are cleaved by propagating the cleave from the edge of substrate 1138 (see FIGs. 12a-12d and FIG. 15a) along line 1598 in FIG. 15e. Alternatively, front mirror facets 1581 may be fabricated using dry-etching with CAIBE or RIE in a Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture. Backside mirror facets 1582 are cleaved by propagating the cleave from the edge of substrate 1138 (see FIGs. 12a-12d and FIG. 15a) along line 1599 in FIG. 15e. Backside mirror facets 1582 may also be dry-etched using CAIBE or RIE in an Ar/Cl<sub>2</sub>/BCl<sub>3</sub> gas mixture.

SiO<sub>2</sub>/TiO<sub>2</sub> high reflective coating is subsequently applied to front mirror facets 1581 and backside mirror facets 1582 using e-beam evaporation.

While the invention has been described in conjunction with specific embodiments, it is evident to those skilled in the art that many alternatives, modifications, and variations will be apparent in light of the foregoing description. Accordingly, the invention is intended to embrace all other such alternatives, modifications, and variations that fall within the spirit and scope of the appended claims.

5



## CLAIMS

What is claimed is:

1. A method for making a nitride laser diode array structure comprising the steps of:
  - providing a semiconductor membrane having an insulating substrate attached on a first side of said semiconductor membrane;
  - attaching a thermally conducting substrate to a second side of said semiconductor membrane;
  - removing said insulating substrate from said first side of said semiconductor membrane; and
  - placing a metal layer on said first side of said semiconductor membrane.
2. The method of Claim 1 wherein said insulating substrate is comprised of sapphire.
3. The method of Claim 1 wherein the step of attaching said thermally conducting substrate to said first side of said semiconductor membrane includes putting a solder layer on said thermally conducting substrate.
4. The method of Claim 3 wherein said solder layer includes a material selected from the group consisting of In, PbSn, and AuSn.

5. The method of Claim 1 wherein the step of removing said insulating substrate includes exposing said insulating substrate to laser light.
6. The method of Claim 5 wherein the step of removing said insulating substrate includes polishing a surface of said insulating substrate prior to exposure to laser light of said surface.
7. The method of Claim 1 wherein said semiconductor membrane is comprised of In, Ga, Al and N.
8. The method of Claim 1 wherein said thermally conducting substrate includes a material selected from the group consisting of silicon, silicon carbide, copper and diamond.

9. A method for making a nitride laser diode array comprising the steps of:

providing a semiconductor membrane having a first crystal plane, said semiconductor membrane having an insulating substrate attached to a first side of said semiconductor membrane and having a plurality of electrodes attached to a second side of said semiconductor membrane;

attaching a thermally conducting substrate having a second crystal plane to said first side of said semiconductor membrane such that said first and said second crystal planes are aligned;

removing said insulating substrate from said first side of said semiconductor membrane; and

placing a metal layer on said first side of said semiconductor membrane.

10. The method of Claim 9 further comprising the step of:

cleaving said thermally conducting substrate along said second crystal plane and cleaving said semiconductor membrane along said first crystal plane to make facets in said laser diode array.

11. The method of Claim 9 wherein said thermally conducting substrate is silicon.

12. The method of Claim 11 wherein said second crystal plane is the {111} plane.

13. A method for making a nitride laser diode array comprising the steps of:

providing a semiconductor membrane having a first crystal plane, said semiconductor membrane having an insulating substrate attached to a first side of said semiconductor membrane and having a plurality of electrodes attached to a second side of said semiconductor membrane;

attaching a thermally conducting substrate having a second crystal plane to said first side of said semiconductor membrane such that said first and said second crystal planes are aligned;

removing said insulating substrate from said first side of said semiconductor membrane;

placing a metal layer on said first side of said semiconductor membrane;

and

etching a trench through said metal layer and said semiconductor membrane, said trench dividing said metal layer and said semiconductor membrane into two separate sections.

## ABSTRACT OF THE DISCLOSURE

A method for placing nitride laser diode arrays on a thermally conducting substrate is described. The method uses an excimer laser to detach the nitride laser diode from the sapphire growth substrate after a thermally conducting substrate has  
5 been bonded to the side opposite the sapphire substrate.





Fig. 1






Fig. 3






Fig. 4




Fig. 5a




Fig. 5b




Fig. 6




Fig. 7a







Fig. 7b








Fig. 8a




Fig. 8b








Fig. 10




Fig 11a




Fig 11b




Fig. 11c






Fig 11d





[illegible]

A cross-sectional view of a substrate 1295. The substrate has a thin layer 1110 on its top surface and a textured layer 1138 below it. The thin layer 1110 is labeled as the (1100) plane. The textured layer 1138 is labeled as the (111) plane. The angle between the (1100) plane and the (111) plane is indicated as 54.7°.












Fig. 14c




Fig. 14d




Fig. 14e




Fig. 14f




Fig. 15a




Fig. 15b




Fig. 15c




Fig. 15d




FIG. 15e

CONTINUATION IN PART PATENT APPLICATION

Attorney Docket No. D/9877913

**DECLARATION AND POWER OF ATTORNEY FOR CONTINUATION IN PART PATENT APPLICATION**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **METHOD FOR NITRIDE BASED LASER DIODE WITH GROWTH SUBSTRATE REMOVED**

the specification and claims of which

☒ are attached hereto OR ☐ was filed on \_\_\_\_\_ as U.S. Application No.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information which is material to the patentability as defined in Title 37, Code of Federal Regulations, §1.56, including information which became available between the filing date of the prior application and the national or PCT International filing date of this application.

I hereby claim priority benefits under Title 35, United States Code, § 120 of any previously filed United States application(s), or under §365(c) of any PCT International application designating the United States, listed below to which I may be entitled from at least one of these following prior application(s) for at least one present or future claim of this application: [This specification has also been amended to contain a specific reference to any applications listed here.]

**09/223,112**

(Application No.)

**12/30/1998**

(Filing Date)

**Pending**

(Status) (patented, pending, abandoned)

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following registered practitioners to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

**John E. Beck**

**Reg. No. 22,833;**

**Henry Fleischer**

**Reg. No. 25,582;**

**Barry P. Smith**

**Reg. No. 25,706;**

**Mark Costello**

**Reg. No. 31,342;**

**Jonathan A. Small**

**Reg. No. 32,631**

**Eugene O. Palazzo**

**Reg. No. 20,881**

**Richard B. Domingo**

**Reg. No. 36,784;**

**J.Krause-Polstorff,**

**Reg. No. 41,127**

**ADDRESS ALL CORRESPONDENCE TO:**

**John E. Beck**

**Xerox Corporation**

**Xerox Square 20A**

**Rochester, New York 14644**

**DIRECT TELEPHONE CALLS TO:**

**(name and telephone number)**

**J. Krause-Polstorff**

**650-812-4298**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

**DECLARATION AND POWER OF ATTORNEY, continued**

Name of sole or first inventor: Michael A. Kneissl

Inventor's Signature: Michael A. Kneissl

Residence: 455 Crescent Avenue, Apt. 28, Sunnyvale, California 94087

Citizenship: Germany

Date: 25 MARCH 99

Post Office Address:  
(Same as above)

Name of second joint inventor: David P. Bour

Inventor's Signature: David P. Bour

Residence: 11092 Bel Aire Court, Cupertino, California 95014

Citizenship: U.S.A.

Date: 25 MAR 99

Post Office Address:  
(Same as above)

Name of third joint inventor: Ping Mei

Inventor's Signature: Ping Mei

Residence: 4276 Wilke Way, Apt. D, Palo Alto, CA 94306

Citizenship: China

Date: 3-25-99

Post Office Address:  
(Same as above)

Name of fourth joint inventor: Linda T. Romano

Inventor's Signature: Linda T. Romano

Residence: 1055 Westchester Drive, Sunnyvale, California 94087

Citizenship: U.S.A.

Date: 3-25-99

Post Office Address:  
(Same as above)